natto1784/matar
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

cpu/{arm|thumb}(chore): change how branch disassembly happens

Browse Source 
Signed-off-by: Amneesh Singh <natto@weirdnatto.in>
This commit is contained in:
Amneesh Singh
2024-06-11 23:03:44 +05:30
parent 0062ad424b
commit 15c4802838
10 changed files with 38 additions and 33 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
include/cpu/arm/instruction.hh
View File

@@ -26,7 +26,7 @@ struct BranchAndExchange {
struct Branch {
bool link;
uint32_t offset;
int32_t offset;
};
struct Multiply {

2
include/cpu/thumb/instruction.hh
View File

@@ -282,7 +282,7 @@ struct Instruction {
void exec(Cpu& cpu);
#ifdef DISASSEMBLER
std::string disassemble(uint32_t pc = 0);
std::string disassemble();
#endif
InstructionData data;

6
src/cpu/arm/disassembler.cc
View File

@@ -1,7 +1,6 @@
#include "cpu/arm/instruction.hh"
#include "util/bits.hh"
#include <format>
#include <string>
namespace matar::arm {
std::string
@@ -15,7 +14,10 @@ Instruction::disassemble() {
},
[condition](Branch& data) {
return std::format(
"B{}{} 0x{:06X}", (data.link ? "L" : ""), condition, data.offset);
"B{}{} {:#06x}",
(data.link ? "L" : ""),
condition,
static_cast<int32_t>(data.offset + 2 * INSTRUCTION_SIZE));
},
[condition](Multiply& data) {
if (data.acc) {

7
src/cpu/arm/exec.cc
View File

@@ -40,17 +40,14 @@ Instruction::exec(Cpu& cpu) {
if (state == State::Arm)
rst_bit(cpu.pc, 1);
// pc is affected so flush the pipeline
// PC is affected so flush the pipeline
cpu.is_flushed = true;
},
[&cpu](Branch& data) {
if (data.link)
cpu.gpr[14] = cpu.pc - INSTRUCTION_SIZE;
// data.offset accounts for two instructions ahead when
// disassembling, so need to adjust
cpu.pc =
static_cast<int32_t>(cpu.pc) - 2 * INSTRUCTION_SIZE + data.offset;
cpu.pc += data.offset;
// pc is affected so flush the pipeline
cpu.is_flushed = true;

7
src/cpu/arm/instruction.cc
View File

@@ -1,6 +1,5 @@
#include "cpu/arm/instruction.hh"
#include "util/bits.hh"
#include <iterator>
namespace matar::arm {
Instruction::Instruction(uint32_t insn)
@@ -14,12 +13,10 @@ Instruction::Instruction(uint32_t insn)
// Branch
} else if ((insn & 0x0E000000) == 0x0A000000) {
bool link = get_bit(insn, 24);
uint32_t offset = bit_range(insn, 0, 23);
int32_t offset = static_cast<int32_t>(bit_range(insn, 0, 23));
// lsh 2 and sign extend the 26 bit offset to 32 bits
offset = (static_cast<int32_t>(offset) << 8) >> 6;
offset += 2 * INSTRUCTION_SIZE;
offset = (offset << 8) >> 6;
data = Branch{ .link = link, .offset = offset };

7
src/cpu/cpu.cc
View File

@@ -119,9 +119,8 @@ Cpu::chg_mode(const Mode to) {
void
Cpu::step() {
// Current instruction is two instructions behind PC
uint32_t cur_pc = pc - 2 * arm::INSTRUCTION_SIZE;
if (cpsr.state() == State::Arm) {
uint32_t cur_pc = pc - 2 * arm::INSTRUCTION_SIZE;
arm::Instruction instruction(bus->read_word(cur_pc));
#ifdef DISASSEMBLER
@@ -129,12 +128,12 @@ Cpu::step() {
#endif
instruction.exec(*this);
} else {
uint32_t cur_pc = pc - 2 * thumb::INSTRUCTION_SIZE;
thumb::Instruction instruction(bus->read_halfword(cur_pc));
#ifdef DISASSEMBLER
glogger.info("0x{:08X} : {}", cur_pc, instruction.disassemble(cur_pc));
glogger.info("0x{:08X} : {}", cur_pc, instruction.disassemble());
#endif
instruction.exec(*this);

10
src/cpu/thumb/disassembler.cc
View File

@@ -4,7 +4,7 @@
namespace matar::thumb {
std::string
Instruction::disassemble(uint32_t pc) {
Instruction::disassemble() {
return std::visit(
overloaded{
[](MoveShiftedRegister& data) {
@@ -133,16 +133,16 @@ Instruction::disassemble(uint32_t pc) {
[](SoftwareInterrupt& data) {
return std::format("SWI {:d}", data.vector);
},
[pc](ConditionalBranch& data) {
[](ConditionalBranch& data) {
return std::format(
"B{} #{:d}",
stringify(data.condition),
static_cast<int32_t>(data.offset + pc + 2 * INSTRUCTION_SIZE));
static_cast<int32_t>(data.offset + 2 * INSTRUCTION_SIZE));
},
[pc](UnconditionalBranch& data) {
[](UnconditionalBranch& data) {
return std::format(
"B #{:d}",
static_cast<int32_t>(data.offset + pc + 2 * INSTRUCTION_SIZE));
static_cast<int32_t>(data.offset + 2 * INSTRUCTION_SIZE));
},
[](LongBranchWithLink& data) {
// duh this manual be empty for H = 0

13
tests/cpu/arm/exec.cc
View File

@@ -24,18 +24,25 @@ TEST_CASE_METHOD(CpuFixture, "Branch", TAG) {
InstructionData data = Branch{ .link = false, .offset = 3489748 };
Branch* branch = std::get_if<Branch>(&data);
// set PC to 48
setr(15, 48);
exec(data);
CHECK(getr(15) == 3489748);
// 48 + offset
CHECK(getr(15) == 3489796);
CHECK(getr(14) == 0);
// with link
reset();
setr(15, 48);
branch->link = true;
exec(data);
CHECK(getr(15) == 3489748);
CHECK(getr(14) == 0 + INSTRUCTION_SIZE);
// 48 + offset
CHECK(getr(15) == 3489796);
// pc was set to 48
CHECK(getr(14) == 48 - INSTRUCTION_SIZE);
}
TEST_CASE_METHOD(CpuFixture, "Multiply", TAG) {

9
tests/cpu/arm/instruction.cc
View File

@@ -31,15 +31,16 @@ TEST_CASE("Branch", TAG) {
// last 24 bits = 8748995
// (8748995 << 8) >> 6 sign extended = 0xFE15FF0C
// Also +8 since PC is two instructions ahead
CHECK(b->offset == 0xFE15FF14);
CHECK(b->offset == static_cast<int32_t>(0xfe15ff0c));
CHECK(b->link == true);
#ifdef DISASSEMBLER
CHECK(instruction.disassemble() == "BL 0xFE15FF14");
// take prefetch into account
// offset + 8 = 0xfe15ff0c + 8 = -0x1ea00e4 + 8
CHECK(instruction.disassemble() == "BL -0x1ea00ec");
b->link = false;
CHECK(instruction.disassemble() == "B 0xFE15FF14");
CHECK(instruction.disassemble() == "B -0x1ea00ec");
#endif
}

6
tests/cpu/thumb/instruction.cc
View File

@@ -412,7 +412,8 @@ TEST_CASE("Conditional Branch", TAG) {
CHECK(b->condition == Condition::LS);
#ifdef DISASSEMBLER
// (-76 << 1) + PC (0) + 4
// take prefetch into account
// offset + 4 = -152 + 4
CHECK(instruction.disassemble() == "BLS #-148");
#endif
}
@@ -439,7 +440,8 @@ TEST_CASE("Unconditional Branch") {
REQUIRE(b->offset == -410);
#ifdef DISASSEMBLER
// (2147483443 << 1) + PC(0) + 4
// take prefetch into account
// offset + 4 = -410 + 4
CHECK(instruction.disassemble() == "B #-406");
#endif
}